EXHIBIT 7 FILED UNDER SEAL

Trials@uspto.gov 571-272-7822 Paper 15 Entered: July 19, 2022

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

MICRON TECHNOLOGY, INC., MICRON SEMICONDUCTOR PRODUCTS, INC., and MICRON TECHNOLOGY TEXAS LLC, Petitioner,

٧.

NETLIST, INC., Patent Owner.

IPR2022-00237 Patent 10,268,608 B2

Before JON M. JURGOVAN, NABEEL U. KHAN, and KARA L. SZPONDOWSKI, Administrative Patent Judges.

KHAN, Administrative Patent Judge.

DECISION
Denying Institution of *Inter Partes* Review 35 U.S.C. § 314, 37 C.F.R. § 42.4

Electronic Patent Application Fee Transmittal						
Application Number:	158	320076				
Filing Date:	21-	Nov-2017				
Title of Invention:		MORY MODULE WI TA BUFFERS	TH TIMING-CON	ITROLLED DATA P.	ATHS IN DISTRIBUTED	
First Named Inventor/Applicant Name:	H yun Lee					
Filer:	Gary Scott Williams/Edith Fuentes					
Attorney Docket Number:	129980-5049US					
Filed as Large Entity						
Filing Fees for Utility under 35 USC 111(a)						
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)	
Basic Filing:						
Pages:						
Claims:						
Miscellaneous-Filing:						
Petition:						
Patent-Appeals-and-Interference:						
Post-Allowance-and-Post-Issuance:						
Extension-of-Time:						

Case 2:22-cv-00293-JRG Document 40 Description	1-5 Filed 01 3430		Page 4 of 60 f Amount	rageID #: Sub-Total in USD(\$)
Miscellaneous:				
RCE- 1ST REQUEST	1801	1	1300	1300
	Tot	al in USD	(\$)	1300

Case 2:22-cv-00293-JRG Document Electronic Acl	Case 2:22-cv-00293-JRG Document 401-5 Filed 01/25/24 Page 5 of 60 PageID #: Electronic Acknowledgement Receipt						
EFS ID:	33912832						
Application Number:	15820076						
International Application Number:							
Confirmation Number:	8866						
Title of Invention:	MEMORY MODULE WITH TIMING-CONTROLLED DATA PATHS IN DISTRIBUTED DATA BUFFERS						
First Named Inventor/Applicant Name:	Hyun Lee						
Customer Number:	79141						
Filer:	Gary Scott Williams/Edith Fuentes						
Filer Authorized By:	Gary Scott Williams						
Attorney Docket Number:	129980-5049US						
Receipt Date:	03-OCT-2018						
Filing Date:	21-NOV-2017						
Time Stamp:	20:36:27						
Application Type:	Utility under 35 USC 111(a)						

Payment information:

Submitted with Payment	yes
Payment Type	DA
Payment was successfully received in RAM	\$1300
RAM confirmation Number	100418INTEFSW00006576500310
Deposit Account	
Authorized User	

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:

		34305		J	
File Listing	1.				
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.
			93171		,
1	Request for Continued Examination (RCE)	129980-5049US_RCE.pdf	maždindži ekstoliktoks aktišci (182), times (2000) 2051 ka	по	1
Warnings:					
This is not a USP	TO supplied RCE SB30 form.				
Information:					
			603273		
2		129980-5049U\$_ID\$-1st-ID\$-w- RCE.pdf	05(107) (02/1679) 214(8) 515(18822) (99) 3795 927-80	yes	22
	Multip	part Description/PDF files in .	zip description		
	Document De	Start	E	nd	
	Transmittal Letter		1		4
	Information Disclosure State	ment (IDS) Form (S808)	5	22	
Warnings:					
Information:		_			
			400555		
3		129980-5049US_IDS-2nd-IDS- w-RCE.pdf	248cd\$\$\$0.0017879I554a550209801a1 2413i	yes	31
	Multip	part Description/PDF files in .	zip description		
	Document De	scription	Start	Е	nd
	Transmittal Letter		1	2	
	Information Disclosure Statement (IDS) Form (SB08)		3	31	
Warnings:					
Information:					
			30627		
4	Fee Worksheet (SB06)	fee-info.pdf	\$17 n; na02574an0Li(9308ask; ; 87344nLi; 6 108a	no	2
		166			

Case 2:22-cv-00293-JRG	- Document 401-5 - Filed 01/25/2	
Warnings:	34306	
Information:		
	Total Files Size (in bytes):	1127626

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO Box 1450 Alexandria, Viginia 22313-1459 www.1850.366

NOTICE OF ALLOWANCE AND FEE(S) DUE

79141	7590	717/03/2018	
Morgan Lev	wis Bockius	LLP / Jamie Zheng Ph.D.	
1400 Page M		Ų.	
Palo Alto, C.	A 94304		

1.XAMINER						
SUN, MICHAEL						
ART UNIT PAPER NUMBER						

2184 DATE MAILED: 07/03/2018

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
15/820.076	11/21/2017	Hyun Lee	129980-5049US	8806

TITLE OF INVENTION: MEMORY MODULE WITH TIMING-CONTROLLED DATA PATHS IN DISTRIBUTED DATA BUFFERS

APPLN, TYPE	ENTITY STATUS	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUEFFEE	TOTAL PEE(8) DUE	DATE DUE
nonprovisional	UNDISCOUNTED	\$1000	S0	So	\$1000	10/03/2018

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION, IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the ENTITY STATUS shown above. If the ENTITY STATUS is shown as SMALL or MICRO, verify whether entitlement to that entity status still applies.

If the ENTITY STATUS is the same as shown above, pay the TOTAL FEE(S) DUE shown above.

If the ENTITY STATUS is changed from that shown above, on PART B - IEE(S) TRANSMITTAL, complete section number 5 titled "Change in Entity Status (from status indicated above)".

For purposes of this notice, small entity fees are 1/2 the amount of undiscounted fees, and micro entity fees are 1/2 the amount of small entity fees.

IL PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Maintenance fees are due in utility patents issuing on applications filed on or after Dec. 12, 1980. It is patentee's responsibility to ensure timely payment of maintenance fees when due. More information is available at www.uspto.gov/PatentMaintenanceFees.

Document 401-5 Ta Filed 01/25/24 Case 2:22-cv-00293-JRG Page 9 of 60 PageID #:

Complete and send this form, together with applicable fee(s), to: Mail Mail Stop ISSUE FEE

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

or Fax (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for

maintenance fee notifica	ations.				'			
CURKI NI CORRESPONI	DENCE ADDRESS (Note: Use B	look I for any change of add	1856)	Peef park	s) Transmittal, Thi rs. Each additional	s certif Loaner	icate cannot be used t	or domestic mailings of the for any other accompanying on or formal drawing, must
1400 Page Mill).	Certificate of Mailing or Transmission I bereby certify that this Fee(s) Transmittal is being deposited with the Unite States Postal Service with sufficient postage for first class mail in an envelop addressed to the Mail Stop ISSUE FEE address above, or being facsimil transmitted to the USPTO (571) 273-2885, on the date indicated below.				
Palo Alto, CA 9	400,F4							(Depositor's name)
								(Signature)
				L				(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVE	NTOR		ATTO	RNEY DOCKET NO	CONFIRMATION NO.
15/820.076	11/21/2017		Hyun Lee				29980-5049US	8866
	N: MEMORY MODULE	WITH TIMING-CO.		IIIS IS	ODISTRIBUTED			
APPLN TYPE	ENITTY STATUS	ISSUE FEE DUE	PUBLICATION FEE	DUE	PREV. PAID 188U	3.14HE	TOTAL FEE(8) DUE	DATE DUE
nonprovisional	UNDISCOUNTED	\$1000	S0		80		\$1000	10/03/2018
1.57.44	MINER	ARTUNU	CLASS-SUBCLA		1			
	IICHAEL	2184	710-310000					
CFR 1.363). Change of corresp Address form PTO/S "Fee Address" inc PTO/SB/47: Rev 03-	fence address or indication pondence address for Char B/122) attached, dication (or "Fee Address 02 or more recent) attach	inge of Corresponden Indication form	(1) The names of or agents OR, alt (2) The name of registered attorns or 2 registered page.	f up to ernativ a single ey or a at attor	e firm (having as a gent) and the name meys or agents, If i	t attorn memb es of u	era 2 p to	
Number is required			listed, no name w		•			
	AND RESIDENCE DATA dess an assigner is ident		•			ee is id	lentified below, the d	locument has been filed for
recordation as set for	th in 37 CFR 3.11. Comp	detion of this form is	NOT a substitute for lili	ng an i	issignment.			
(A) NAME OF ASSI	IGNEE		(B) RESIDENCE:	(CTTY	and STATE OR C	OUNT	'RY)	
Please check the appropr	riate assignee category of	categories (will not)	be printed on the patent):	. u	Individual 🚨 Ce	nersarati	ion or other private on	oup entity: 🚨 Government
	* * *		4b. Payment of Fee(s):					
4a. The following fee(s) a Issue Fee	are summing a		A check is enclo		se mist reapply an	ış pres	nousty panti issue ice	SHOWN MIDSE)
	No small entity discount p	permitted)	Payment by cre-	dit car				
Advance Order -	# of Copies		The director is hoverpayment, to	ereby Depo	authorized to charg of Account Numbe	ge the n er	equired fee(s), any de (enclose a	ficiency, or credits any in extra copy of this form).
5 Change in Dutite St.	atus (from status indicate	d also a v						
	ing micro entity status. So		NOTE: Absent a va- fee payment in the	did cer micro	tification of Micro	Entity not be	Status (see forms PT) accepted at the risk of	O/SB/15A and 15B), issue Lapplication abandonment.
Applicant asserting	ng small entity status. See	37 CFR 1.27	<u>NOTE:</u> If the applie to be a notification	cation of loss	was previously one of entitlement to r	der mie niero e	ro entity status, check ntity status.	ing this box will be taken
Applicant changin	ng to regular undiscounte	d fee status.		his hos	will be taken to be		•	itlement to small or micro
NOTE: This form must	be signed in accordance v	with 37 CFR 1.31 and	1.33. See 37 CFR 1.4 fo	r sign:	ture requirements	and cer	tifications.	
Authorized Signature					Date			
Typed or printed nan	ne				Registration N	io,		



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO Box 1450 Alexandria, Viginia 22313-1459 www.aspo.gov

APPLICATION NO.	PILING DATE	URST NAMED INVESTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
15/820,076	11/21/2017	Hyun Lee	129980-5049118	8866		
79141 75	90 /07/03/2018	LXAMINER				
Morgan Lewis Bockius LLP / Jamie Zheng Ph.D.			SUN, MICRAEL			
1400 Page Mill Road Palo Alto, CA 94304		ART TNU PAPER NUMBER				
		2184 DATE MAILED: 07/03/2018				

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(Applications filed on or after May 29, 2000)

The Office has discontinued providing a Patent Term Adjustment (PTA) calculation with the Notice of Allowance,

Section 1(h)(2) of the AIA Technical Corrections Act amended 35 U.S.C. 154(b)(3)(B)(i) to eliminate the requirement that the Office provide a patent term adjustment determination with the notice of allowance. See Revisions to Patent Term Adjustment, 78 Fed. Reg. 19416, 19417 (Apr. 1, 2013). Therefore, the Office is no longer providing an initial patent term adjustment determination with the notice of allowance. The Office will continue to provide a patent term adjustment determination with the Issue Notification Letter that is mailed to applicant approximately three weeks prior to the issue date of the patent, and will include the patent term adjustment on the patent. Any request for reconsideration of the patent term adjustment determination (or reinstatement of patent term adjustment) should follow the process outlined in 37 CFR 1.705.

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

PTOL-85 (Rev. 02/11)

OMB Clearance and PRA Burden Statement for PTOL-85 Part B

The Paperwork Reduction Act (PRA) of 1995 requires Federal agencies to obtain Office of Management and Budget approval before requesting most types of information from the public. When OMB approves an agency request to collect information from the public, OMB (i) provides a valid OMB Control Number and expiration date for the agency to display on the instrument that will be used to collect the information and (ii) requires the agency to inform the public about the OMB Control Number's legal significance in accordance with 5 CFR 1320.5(b).

The information collected by PTOL-85 Part B is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual ease. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450. Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS, SEND TO: Commissioner for Patents, P.O. Box 1450. Alexandria, Virginia 22313-1450. Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence
 to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of
 settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal. State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

	Application No. 15/820.076	Applicant(s)						
Notice of Allowability	Examiner MICHAEL SUN	LEE ET AL. Art Unit 2184	AIA (First Inventor to File) Status No					
The MAILING DATE of this communication apperatus All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this apport of the appropriate communication GHTS. This application is subject to	plication. If not will be mailed	included in due course. THIS					
This communication is responsive to <u>Applicant's Amendment filed 5/24/2018</u> . A declaration(s)/affidavit(s) under 37 CFR 1.130(b) was/were filed on								
2. An election was made by the applicant in response to a rest requirement and election have been incorporated into this ac		he interview or	; the restriction					
3. The allowed claim(s) is/are <u>1-12</u> . As a result of the allowed claim(s), you may be eligible to benefit from the Patent Prosecution Highway program at a participating intellectual property office for the corresponding application. For more information, please see http://www.uspto.gov/patents/init_events/pph/index.jsp_or send an inquiry to PPHfeedback@uspto.gov.								
4. Acknowledgment is made of a claim for foreign priority under Certified copies: a) All b) Some c) None of the: 1. Certified copies of the priority documents have comments are comments of the priority documents have comments of the priority documents of the	been received. been received in Application No cuments have been received in this of this communication to file a reply IENT of this application. be submitted. Amendment / Comment or in the Comment of the december	national stage complying with Office action of the front d). Ibmitted, Note I	the requirements					
Attachment(s) 1. ☑ Notice of References Cited (PTO-892) 2. ☐ Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date 3. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material 4. ☐ Interview Summary (PTO-413), Paper No./Mail Date /MICHAEL SUN/ Primary Examiner, Art Unit 2184	5. Examiner's Amendn 6. Examiner's Stateme 7. Other		for Allowance					

L Si Patent and Trademark Office PTOL-37 (Rev. 08-13)

Notice of Allowability

Application/Control Number: 15/820,076

Art Unit: 2184

The present application is being examined under the pre-AIA first to invent provisions.

Page 2

DETAILED ACTION

Status of the Application

This Office Action is in response to Applicant's Amendment filed 5/24/2018.

Claims 1-12 are pending for this examination.

Claim I was amended,

Claims 2-12 were added,

Terminal Disclaimer

The terminal disclaimer filed on 5/24/2018 disclaiming the terminal portion of any patent granted on this application which would extend beyond the expiration date of US Patent No. 9,128,632; US Patent No. 9,563,587; and US Patent No. 9,824,035 has been reviewed and is accepted. The terminal disclaimer has been recorded.

Allowable Subject Matter

Claims 1-12 are allowed,

The following is an examiner's statement of reasons for allowance:

Prior art teaches memory module systems arranged into respective groups of memory. devices, memory module systems with buffered memory modules, and memory module systems that implement delays for transmitting signals to the memory devices of each module, however, the prior art does not fairly teach or suggest, individually or in combination, a memory module

Case 2:22-cv-00293-JRG Document 401-5 Filed 01/25/24 Page 14 of 60 PageID #:

Page 3

Application/Control Number: 15/820,076

Art Unit: 2184

above recited combination.

system with a plurality of buffers mounted in positions corresponding to the respective sets of data / strobe signal lines, each buffer providing data paths between the data / strobe signal lines and a set of memory devices and including logic that responds to control signals by enabling the data paths corresponding to memory operations between the data / strobe signal lines and the memory devices, wherein the logic is configured to obtain timing information based on signals received by the buffers during a second memory operation prior to the first memory operation and to control timing of the data and strobe signals on the data paths in accordance with the obtained timing information as claimed. These limitations find support in Applicant's Specification on Pages 5-30. The prior art of record neither anticipates nor renders obvious the

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MICHAEL SUN whose telephone number is (571)270-1724, The examiner can normally be reached on Monday-Thursday 6:45am-4:45pm.

Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is

Case 2:22-cv-00293-JRG Document 401-5 Filed 01/25/24 Page 15 of 60 PageID #:

Page 4

Application/Control Number: 15/820,076

Art Unit: 2184

encouraged to use the USPTO Automated Interview Request (AIR) at

http://www.uspto.gov/interviewpractice.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Henry Tsai can be reached on 571-272-4176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free), If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/MICHAEL SUN/

Primary Examiner, Art Unit 2184

					Application/9 15/820,076	Control No.		Applicant(s)/Pat Reexamination LEE ET AL.	ent Under
		Notice of References	s Cited		LEEE			Art Unit	
				1	MICHAEL S	UN		2184	Page 1 of 1
				U.S. PATE	NT DOCUM	ENTS			•
,		Document Number Country Code-Number-Kind Code	Date MM-YYYY		Name		GP	C Classification	US Classification
'	Α	US-2014/0029370 A1	01-2014	KOSHIZU	JKA: Atsuo		G	311C7/1051	365/233.13
	В	US-							
	С	US-							
	D	us-							
	E	US-							
	F	US-							
	Ģ	ŲS-							
	Н	US-							
	ı	US-							
	J	US-							
	K	US-							
	Ļ	US-							
	М	US-							
			F	OREIGN PA	ATENT DOC	JMENTS			
		Document Number Sountry Sode-Number-King Code	Date MM-YYYY	Cou	untry		Name		CPC Classification
	N								
	0								
	Р								
\Box	0								
\neg									

NON-PATENT DOCUMENTS

	NON-FATENT BOCOMENTS							
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)						
	J							
	٧							
	w							
	х							

"A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

LIS Patent and Trademark Office PTO-892 (Rev. 01-2001)

S T

Issue Classification

34310	
Application/Control No.	Applicant(s)/Patent Under Reexamination
15820076	LEE ET AL.
Examiner	Art Unit
MICHAEL SUN	2184

CPC								
Symbol				Туре	Version			
G06F	13	ij.	1673	F	2013-01-01			
G06F	3	<i>y</i> .	0659	ı	2013-01-01			
G11C	16		00	I	2013-01-01			
G11C	5		04	1	2013-01-01			
G11¢	7		1006	ı	2013-01-01			
G11C	7	7.	1066	I	2013-01-01			
G11C	7	j.	109	A	2013-01-01			
G11¢	7	T.	1093	1	2013-01-01			
G11C	8	j.	12	A	2013-01-01			
G06F	1	j.	10	ı	2013-01-01			
G06F	3	j.	0613	1	2013-01-01			
G06F	3		0647	ı	2013-01-01			
G06F	3	J.	0683	I	2013-01-01			
G06F	13		28	1	2013-01-01			
G06F	13		4027	1	2013-01-01			
G06F	3		0656	I	2013-01-01			
G06F	13		1642	1	2013-01-01			
G11C	8		18	I	2013-01-01			
G11C	7	ic.	20	A	2013-01-01			
G11C	29	ÿ.	023	1	2013-01-01			
G11C	29		028	1	2013-01-01			
H05K	999		99	1	2013-01-01			
G11C	2029	<i>j</i>	0407	А	2013-01-01			

CPC Combination Sets								
Symbol	Type	Set	Ranking	Version				

NONE	Total Claims Allowed:				
(Assistant Examiner)	(Date)	1	2		
/MICHAEL SUN/ Primary Examiner.Art Unit 2184	06/23/2018	O.G. Print Claim(s)	O G. Print Figure		
(Primary Examiner)	(Date)	1	1		

U.S. Patent and Trademark Office Paper No. 20180623

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Issue Classification	15820076	LEE ET AL.
	Examiner	Art Unit
	MICHAEL SUN	2184

	US ORIGINAL CLASSIFICATION				INTERNATIONAL CLASSIFICATION						ON				
	CLASS SUBCLASS					CLAIMED						NON-CLAIMED			CLAIMED
710			5			G	Ú	В	F	3 00 (2006 01 01)					
	C	ROSS REF	ERENCE/	'S)		G	а	6	F	12 00 (2006 01 01)					
		NO35 HEI	LILITOL			G	ΰ	ъ	F	13 00 (2006 0) 01)					
CLASS	SU	JBCLASS (ON	E SUBCLAS	S PER BLO	CK)										
710	ō	7													
711	,	2	3	4	154										
711	155														
						$ldsymbol{ld}}}}}}$									
	<u> </u>														
	↓														
						$ldsymbol{ld}}}}}}$									
	ļ		ļ			<u> </u>					Ш.				
	ļ					<u> </u>	<u> </u>				<u> </u>				
	↓														
	1					_					<u> </u>		_		

NONE		ns Allowed:	
(Assistant Examiner)	(Date)	1:	2
/MICHAEL SUN/ Primary Examiner. Art Unit 2184	06/23/2018	O.G. Print Claim(s)	O G. Print Figure
(Primary Examiner)	(Date)	1	1

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Issue Classification	15820076	LEE ET AL.
	Examiner	Art Unit
	MICHAEL SUN	2184

	Claims re	numbere	d in the s	ame orde	r as prese	ented by a	pplicant	☐ CPA ⊠ T.D. ☐ R.1.47							
Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original
	1														
5	×														
3	3														
4	. 4														
5	5														
6	6														
7	7														
â	. "														
9	. 9	'													
10	۰0														
11	11														
12	٠2														
										,					

NONE		Total Claims Allowed:		
(Assistant Examiner)	(Date)	12		
/MICHAEL SUN/ Primary Examiner.Art Unit 2184	06/23/2018	O.G. Print Claim(s)	O G. Print Figure	
(Primary Examiner)	(Date)	1	1	

U.S. Patent and Trademark Office Paper No. 20180623

EAST Search History

EAST Search History (Prior Art)

Ref #	Hits	Search Query	DBs	Default Operator		Time Stamp
\$260	5100	memory module and timing signal	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:30
S261	2127	S260 and memory controller	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:30
5 262	213	S261 and operating speed	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM TDB	ADJ	ON	2018/06/23 06:30
S263	76	S262 AND (((G06F1/12 OR G06F13/1689 OR G06F12/0246 OR G06F13/1694).CPC.) OR (710/5 OR 710/6 OR 710/7 OR 711/1 OR 711/2 OR 711/3 OR 711/4 OR 711/154 OR 711/155).OCLS.)	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:30
\$264	76	5263 and buffer	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	A DJ	ON	2018/06/23 06:30
S265	76	\$264 and ((data or strobe) near2 signal)	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:30
S266	76	S265 and (read or write)	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:30
\$267	46	S266 and memory bus	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:30
S268	9	S267 and command signal	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	A DJ	ON	2018/06/23 06:30
S269	4852	(lee, hyun).in.	US-PGPUB; USPAT; USOCR; EPO; DERWENT;	A DJ	ON	2018/06/23 06:30

36 Z.Z		3432 3432 3432	Piled 01/25 BM_TDB	1/24	Je 21 01	ou Payeil
S270	113	(bhakta, jayesh).in.	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:30
S271	603648	buffer and memory and (data or strobe) and (read or write)	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:31
\$272	60216	\$271 and ((determin\$5 or calculat\$3) with (time interval or delay))	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:31
S273	139	\$271 and ((determin\$5 or calculat\$3) with (time interval or delay) with (first signal) with (second signal))	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:31
S274	58	S273 and (transmi\$5 with (time interval or delay))	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM TDB	ADJ	ON	2018/06/23 06:31
S275	793	(determining or calculating) with (time interval or delay) with (first signal) with (second signal)	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	A DJ	ON	2018/06/23 06:32
S276	1	ଥ75 and memory controller and buffer and memory bus	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:32
\$277	6213	memory module and buffer and memory device and memory controller and control signal and command	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:33
S278	988	S277 and system clock	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:33
S279	41	S278 and (write with (different near4 time))	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	A DJ	ON	2018/06/23 06:33
S280	9	\$279 and (align\$4 with read)	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:33
S281	180115	(deriving or timing or calculating) with (delay or latency)	US-PGPUB; USPAT; USOCR; EPO; DERWENT;	ADJ	ON	2018/06/23 06:35

se 2:2	22-CV-U	0293-JRG Document 401-5	Filed 01/25	/24 Pa(je 22 01	60 PageIL
		3432	1BM_TDB			
\$282	2169	S281 and read and write and strobe and memory module and controller	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:35
S283	1781	S282 and buffer	US-PGPUB; USPAT; USCCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:35
S284	1751	S283 and ((data or strobe) near4 signal)	US-PGPUB; USPAT; USCCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:35
S285	354	S≥84 and (timing with transmission)	US-PGPUB; USPAT; USCOR; EPO; DERWENT; IBM_TDB	A DJ	ON	2018/06/23 06:35
S286	72	≊85 and (timing with transmission with read) with write	US-PGPUB; USPAT; USCCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:35
S287	8353	memory module and buffer and tim\$3 and (control signal or address signal)	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	OFF	2018/06/23 06:36
S288	1737	≲287 and time interval	US-PGPUB; USPAT; USOCR; EPO: DERWENT; IBM_TDB	A DJ	ON	2018/06/23 06:36
S289	1302	S288 and delay	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:36
SS 90	372	S289 and (strobe signal and data signal)	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:36
\$291	10	S290 and (time interval with (first signal and second signal))	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	ON	2018/06/23 06:36
S292	10	S291 and memory controller	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	A DJ	ON	2018/06/23 06:36
S293	7	S292 and time transmission	US-PGPUB; USPAT; USOCR; EPO; DERWENT;	A DJ	ON	2018/06/23 06:36

	1	343	2 <mark>2</mark> BM_TDB) #************************************	dorageiz
S294	440	memory module and buffer and (control signal and address signal and data signal and strobe signal)	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	OFF	2018/06/23 06:37
S295	323	S294 and delay	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM, TDB	A DJ	OFF	2018/06/23 06:37
S296	160	S295 and time interval	US-PGPUB; USPAT; USOCR; EPO; DERWENT; [IBM_TDB	ADJ	OFF	2018/06/23 06:37
S297	141	S296 and memory controller	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM_TDB	ADJ	OFF	2018/06/23 06:37
5298	51	\$297 and tim\$3 transmission	US-PGPUB; USPAT; USOCR; EPO; DERWENT; IBM, TDB	ADJ	OFF	2018/06/23 06:37
\$299	14	오98 and first signal and second signal	US-PGPUB; USPAT; USOCR; EPO; DERWENT; [IBM_TDB	A DJ	OFF	2018/06/23 06:37

EAST Search History (Interference)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S300	4730	((710/5 OR 710/6 OR 710/7 OR 711/1 OR 711/2 OR 711/3 OR 711/4 OR 711/154 OR 711/155).OCLS. OR (G06F1/12 OR G06F13/1689 OR G06F12/0246 OR G06F13/1694).CPC.) and (memory).clm. and (buffer).clm.	US- PGPUB, USPAT	ADJ	ON	2018/06/23 13:54
S301	417	S300 and (delay or time interval).dm.	US- PGPUB; USPAT	ADJ	ON	2018/06/23 13:54
\$302	275	S301 and (read or write).clm.	US- PGPUB; USPAT	ADJ	ON	2018/06/23 13:54
5303	3	S302 and (time transmitting or time transmission).dm.	US- PGPUB; USPAT	A DJ	ON	2018/06/23 13:54

6/23/2018 2:02:47 PM

C:\ Users\ msun\ Documents\ EAST\ Workspaces\ 15820076.wsp

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Search Notes	15820076	LEE ET AL.
	Examiner	Art Unit
	MICHAEL SUN	2184

CPC- SEARCHED							
Symbol	Date	Examiner					
limited search of G06F 1/12	6/23/2018	MS					
limited search of G06F 13/1689	6/23/2018	MS					
limited search of G06F 12/0246	6/23/2018	MS					
limited search of G06F 13/1694	6/23/2018	MS					

CPC COMBINATION SETS - SEARCHED					
Symbol	Date	Examiner			

	US CLASSIFICATION SEARCHE	ED.	
Class	Subclass	Date	Examiner

^{*} See search history printout included with this form or the SEARCH NOTES box below to determine the scope of the search.

SEARCH NOTES						
Search Notes	Date	Examiner				
Updated EAST Search - see attached	6/23/2018	MS				
Inventor Search - see attached EAST Search	6/23/2018	MS				
limited EAST Search of class/subclasses 710/5, 6, and 7	6/23/2018	MS				
limited EAST Search of class/subclasses 711/1, 2, 3, 4, 154, and 155	6/23/2018	MS				
Google Scholar Search - search terms used: (memory module and buffering); (memory and buffer and tristate buffer); (memory and tristate buffer and delay)	6/23/2018	MS				

INTERFERENCE SEARCH

/MICHAEL SUN/
Primary Examiner, Art Unit 2184

US Class/ CPC Symbol	US Subclass / CPC Group	Date	Examiner
710	limited search of subclasses 5, 6, and 7	6/23/2018	MS
711	limited search of subclasses 1, 2, 3, 4, 154, and 155	6/23/2018	MS
G06F	limited search of 1/12, 13/1689, 12/0246, and 13/1694	6/23/2018	MS

/MICHAEL SUN/
Primary Examiner, Art Unit 2184



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addiess, COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Virgania 22313-1450 www.uspra.gov

BIB DATA SHEET

CONFIRMATION NO. 8866

SERIAL NUM	IBER	FILING or DATI			CLASS	GRO	DUP ART	UNIT	ATTO	RNEY DOCKET
15/820,07	'6	11/21/2	_		710		2184		12	9980-5049US
		RULI	E							
APPLICANTS Netlist, Inc., Irvine, CA;										
	e, Lader	a Ranch, CA a, Cerritos, C								
This appl wh wh wh ** FOREIGN A ** IF REQUIRE	** CONTINUING DATA **********************************									
12/20/20		no Da l		1			1			I
Foreign Priority claims 35 USG 119(a-d) con		Yes No	☐ Met a*	1er	STATE OR COUNTRY		IEETS WINGS	TOT.		INDEPENDENT CLAIMS
Verified and	MICHAEL Examineral	SUN:	Tritiols	ince	CA		26	4	[12]	1
ADDRESS							•			
Morgan L 1400 Paç Palo Alto UNITED	ge Mill R , CA 943	304	Jamie Zhe	ng Ph.	D.					
TITLE										
MEMOR'	Y MODL	JLE WITH TI	MING-CO	NTRO	LLED DATA PAT	THS II	N DISTRIE	BUTED	DATA	BUFFERS
							☐ All Fe	es		
	EEEO.	Authority has	booo aiya	sa ia Di	acor.		🗅 1.16 F	ees (Fil	ing)	
FILING FEE RECEIVED			•		aper POSIT ACCOU!	NT	□ 1.17 F	ees (Pr	ocessi	ing Ext. of time)
1600		foi	_				☐ 1.18 F	ees (lss	sue)	
							☐ Other			
	☐ Credit									

	G Document 401-5 F i	iled 01/25/24 -	Page 27 of 60 PageID #:		
Doc Code: DIST.E.FILE Document Description: Electronic 1	34326		U.S. Patent and Trademark Office Department of Commerce		
Electronic Petition Request	TERMINAL DISCLAIMER TO OB "PRIOR" PATENT	SVIATE A DOUBLE	PATENTING REJECTION OVER A		
Application Number	15820076				
Filing Date	21-Nov-2017				
First Named Inventor	Hyun Lee				
Attorney Docket Number	129980-5049US				
Title of Invention	MEMORY MODULE WITH TIMING-CONTROLLED DATA PATHS IN DISTRIBUTED DATA BUFFERS				
Filing of terminal disclaimer doe Office Action	es not obviate requirement for resp	oonse under 37 CF	R 1.111 to outstanding		
This electronic Terminal Disclain	ner is not being used for a Joint Re	esearch Agreement			
Owner	Pr	ercent Interest			
NETLIST, INC.	1	100%			
The owner(s) with percent interest listerminal part of the statutory term of date of the full statutory term of prior	any patent granted on the instant		, except as provided below, the would extend beyond the expiration		
9128632					
9563587					
9824035					

as the term of said prior patent is presently shortened by any terminal disclaimer. The owner hereby agrees that any patent so granted on the instant application shall be enforceable only for and during such period that it and the prior patent are commonly owned. This agreement runs with any patent granted on the instant application and is binding upon the grantee, its successors or assigns.

In making the above disclaimer, the owner does not disclaim the terminal part of the term of any patent granted on the instant application that would extend to the expiration date of the full statutory term of the prior patent, "as the term of said prior patent is presently shortened by any terminal disclaimer," in the event that said prior patent later:

- expires for failure to pay a maintenance fee;
- is held unenforceable;
- is found invalid by a court of competent jurisdiction;
- is statutorily disclaimed in whole or terminally disclaimed under 37 CFR 1.321;
- has all claims canceled by a reexamination certificate;
- is reissued; or
- is in any manner terminated prior to the expiration of its full statutory term as presently shortened by any terminal disclaimer.

$\overline{}$	Case 2:22-cv-00293-JF	RG Document 401-5 Filed 01/25/24 Page 28 of 60 PageID #:							
⊚	Terminal disclaimer fee under 37 CFR 1.20(d) is included with Electronic Terminal Disclaimer request.								
0	I certify, in accordance with 37 CFR 1.4(d)(4), that the terminal disclaimer fee under 37 CFR 1.20(d) required for this terminal disclaimer has already been paid in the above-identified application.								
Арр	licant claims the following fee st	atus:							
0	Small Entity								
0	Micro Entity								
•	Regular Undiscounted								
belia the l	ef are believed to be true; and fu ike so made are punishable by fi	made herein of my own knowledge are true and that all statements made on information and rther that these statements were made with the knowledge that willful false statements and ne or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and y jeopardize the validity of the application or any patent issued thereon.							
	IS PORTION MUST BE COMPLETE	D BY THE SIGNATORY OR SIGNATORIES 1.4(d)(4) that I am:							
•	An attorney or agent registered this application	to practice before the Patent and Trademark Office who is of record in							
	Registration Number 51167	<u>, </u>							
0	A sole inventor								
0	A joint inventor; I certify that I am authorized to sign this submission on behalf of all of the inventors as evidenced by the power of attorney in the application								
0	A joint inventor; all of whom ar	e signing this request							
Sig	nature	/ Jamie J. Zheng /							
Nai	me	Jamie J. Zheng							

^{*}Statement under 37 CFR 3.73(b) is required if terminal disclaimer is signed by the assignee (owner). Form PTO/SB/96 may be used for making this certification. See MPEP \S 324.

Electronic Patent Application Fee Transmittal					
Application Number:	158	15820076			
Filing Date:	21-	Nov-2017			
Title of Invention:	MEMORY MODULE WITH TIMING-CONTROLLED DATA PATHS IN DISTRIBU DATA BUFFERS				ATHS IN DISTRIBUTED
First Named Inventor/Applicant Name:	H yun Lee				
Filer:	Jan	nie Jie Zheng			
Attorney Docket Number:	129	9980-5049US			
Filed as Large Entity					
Filing Fees for Utility under 35 USC 111(a)					
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Basic Filing:					
STATUTORY OR TERMINAL DISCLAIMER		1814	1	160	160
Pages:					
Claims:					
Miscellaneous-Filing:					
Petition:					
Patent-Appeals-and-Interference:					
Post-Allowance-and-Post-Issuance:					

Case 2:22-cv-00293-JRG Description	343	Piled 01/ 329 Fee Code	Quantity	Amount	Sub-Total ir USD(\$)
Extension-of-Time:					
Miscellaneous:					
		Tot	al in USD	(\$)	160

Doc Code:	DISQ.E.FILE
Document	Description

nent Description: Electronic Terminal Disclaimer – Approved

Application No.: 15820076

Filing Date: 21-Nov-2017

Applicant/Patent under Reexamination: Lee

Electronic Terminal Disclaimer filed on May 24, 2018

APPROVED

This patent is subject to a terminal disclaimer

DISAPPROVED

Approved/Disapproved by: Electronic Terminal Disclaimer automatically approved by EFS-Web

U.S. Patent and Trademark Office

Case 2:22-cv-00293-JRG Document	Case 2:22-cv-00293-JRG Document 401-5 Filed 01/25/24 Page 32 of 60 PageID #:				
Electronic Acknowledgement Receipt					
EFS ID:	32709570				
Application Number:	15820076				
International Application Number:					
Confirmation Number:	8866				
Title of Invention:	MEMORY MODULE WITH TIMING-CONTROLLED DATA PATHS IN DISTRIBUTED DATA BUFFERS				
First Named Inventor/Applicant Name:	Hyun Lee				
Customer Number:	79141				
Filer:	Jamie Jie Zheng				
Filer Authorized By:					
Attorney Docket Number:	129980-5049US				
Receipt Date:	24-MAY-2018				
Filing Date:	21-NOV-2017				
Time Stamp:	16:49:23				
Application Type:	Utility under 35 USC 111(a)				

Payment information:

Submitted with Payment	yes
Payment Type	DA
Payment was successfully received in RAM	\$160
RAM confirmation Number	052518INTEFSW00006558500310
Deposit Account	
Authorized User	

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:

Coop 2:22 ov 00202 IDC	Dooumont 401 F	Filed 01/2F/24	Dage 22 of CO DecolD #
Case 2:22-CV-00293-JRG	Document 401-3	FIIEU 01/23/24	rage 33 of ou rageto #.
	3433		0

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)						
			33939								
1	Terminal Disclaimer-Filed (Electronic)	e Terminal-Disclaimer.pdf		no	2						
Warnings:											
Information:											
2	Fee Worksheet (SB06)		30555		2						
		fee-info.pdf	31g0% 74,q0115;45q494512 ki613,q0d42 8099	no							
Warnings:											
Information:											
		64494									

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

Electronically filed May 24, 2018

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application of: Hyun Lee et al. Confirmation No.: 8866

Serial No.: 15/820,076 Art Unit: 2184

Filed: November 21, 2017 Examiner: Sun, Michael

For: MEMORY MODULE WITH Attorney Docket No.: 129980-5049-US

TIMING-CONTROLLED DATA

PATHS IN DISTRIBUTED Date: May 24, 2018

DATA BUFFERS

RESPONSE TO OFFICE ACTION & INTERVIEW SUMMARY

Commissioner for Patents P.O. Box 1450 Alexandría, VA 22313-1450 Sir:

The enclosed Amendment is in response to the Office Action dated January 25, 2018 for the above identified patent application.

<u>Petition for Extension of Time under 37 CFR 1.136</u>. It is respectfully requested that the time for responding to the Office Action dated January 25, 2018 be extended for a period of one month from April 25, 2018 to May 25, 2018.

The Commissioner is hereby authorized to charge any required fee(s) to Morgan, Lewis & Bockius LLP Deposit Account No. 50-0310 (order no. 129980-5049-US).

McKesson Statement starts on page 2 of this paper.

Amendment to the Claims starts on Page 3 of this paper.

Remarks start on Page 6 of this paper.

McKesson Statement

In view of McKesson Information Solutions v. Bridge Medical (Fed. Cir. 2007),
Applicant wishes to inform the Examiner that the prosecution history of the following US Patent
Application(s) may contain information relevant to the pending application:

- (1) U.S. Application Serial No. 13/970,606, filed August 20, 2013. This application issued as U.S. Patent No. 9,606,907.
 - (2) U.S. Application Serial No. 15,470,856, filed March 27, 2017.

The Examiner is encouraged to review the art made of record, office actions and the notice(s) of allowance, if any, in the above-mentioned applications, all of which are available on PAIR.

Electronic Patent Application Fee Transmittal								
Application Number:		15820076						
Filing Date:	21-Nov-2017							
Title of Invention:		MEMORY MODULE WITH TIMING-CONTROLLED DATA PATHS IN DISTRIBUTED DATA BUFFERS						
First Named Inventor/Applicant Name:	Hyun Lee							
Filer:	Jamie Jie Zheng							
Attorney Docket Number:	129980-5049US							
Filed as Large Entity								
Filing Fees for Utility under 35 USC 111(a)								
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)			
Basic Filing:								
Pages:								
Claims:								
Miscellaneous-Filing:								
Petition:								
Patent-Appeals-and-Interference:								
Post-Allowance-and-Post-Issuance:								
Extension-of-Time:								

Case 2:22-cv-00293-JRG Document 403 Description	Filed 01/ 3433 Fee Code		age 37 of 60 Amount	PageID #: Sub-Total in USD(\$)	
Extension - 1 month with \$0 paid	1251	1	200	200	
Miscellaneous:					
	Tot	al in USD	(\$)	200	

Case 2:22-cv-00293-JRG Document	401-5 Filed 01/25/24 Page 38 of 60 PageID #: knowledgement Receipt
Electronic Ac	Knowreagement Keceipt
EFS ID:	32717177
Application Number:	15820076
International Application Number:	
Confirmation Number:	8866
Title of Invention:	MEMORY MODULE WITH TIMING-CONTROLLED DATA PATHS IN DISTRIBUTED DATA BUFFERS
First Named Inventor/Applicant Name:	Hyun Lee
Customer Number:	79141
Filer:	Jamie Jie Zheng
Filer Authorized By:	
Attorney Docket Number:	129980-5049US
Receipt Date:	24-MAY-2018
Filing Date:	21-NOV-2017
Time Stamp:	16:51:59
Application Type:	Utility under 35 USC 111(a)

Payment information:

Submitted with Payment	yes
Payment Type	DA
Payment was successfully received in RAM	\$200
RAM confirmation Number	052518INTEFSW00006893500310
Deposit Account	
Authorized User	

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:

File Listing:					
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl
			153831		
1		129980_5049US_AMEND.pdf	(8717; 21/44)8389790 %((0.1123)86)86((1 98217	yes	7
Multipart Description/PDF files in .zip description					
	Document De	Start	E	nd	
	Applicant Arguments/Remarks	Applicant Arguments/Remarks Made in an Amendment			7
	Claims	3		5	
	Amendment/Req. Reconsiderati	1		2	
Warnings:					
Information:					
			30970		
2	Fee Worksheet (SB06)	fee-info.pdf	####\$0993324066.edv 18725485759##519 Juli3	no	2
Warnings:					

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

REMARKS

This amendment responds to the office action mailed January 25, 2018. In the office action, the Examiner:

A. rejected claim 1 on the ground of nonstatutory obviousness-type double patenting.

REMARKS CONCERNING CLAIMS

Claim I has been amended for minor issues.

Claims 2-12 have been added.

No new matter has been added.

With respect to all amendments, Applicant has not dedicated or abandoned any unclaimed subject matter. Moreover, Applicant has not acquiesced to any characterizations of the invention, nor any rejections or objections of the claims, made by the Examiner. Moreover, the Applicant hereby rescinds any prior disclaimer of claim scope, to the extent they exist, made during the prosecution of this application or made during the prosecution of any patent or other related patents/applications, and advises the Examiner that any such previous disclaimers and the cited references that they were made to avoid may need to be revisited.

After entry of this amendment, the pending claims are: claims 1-12.

REMARKS CONCERNING DOUBLE PATENTING REJECTIONS

A. Rejection of claim 1 on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-22 of copending Application No. 15/426,064, now US Patent No. 9,824,035; claims 1-20 of copending Application No. 14/846,993, now US Patent No. 9,563,587; and claims 1-20 of copending Application No. 13/952,599, now US Patent No. 9,128,632

Applicant submits herewith a terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d), which should overcome the nonstatutory obviousness-type double patenting rejetion over claims 1-22 of US Patent No. 9,824,035; claims 1-20 of US Patent No. 9,563,587; and claims 1-20 of US Patent No. 9,128,632.

CONCLUDING REMARKS

By responding in the foregoing remarks only to particular positions asserted by the Examiner, Applicant does not necessarily acquiesce in other positions that have not been explicitly addressed. In particular, Applicant's filing of the terminal disclaimer is for the sole purpose of expediting prosecution. It should not be understood as implying that Applicant agrees with the rejection of claim 1 on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-22 of copending Application No. 15/426,064, now US Patent No. 9,824,035; claims 1-20 of copending Application No. 14/846,993, now US Patent No. 9,563,587; and claims 1-20 of copending Application No. 13/952,599, now US Patent No. 9,128,632.

In light of the above amendments and remarks, the Applicant respectfully requests that the Examiner reconsider this application with a view towards allowance. The Examiner is invited to call the undersigned attorney at (650) 843-7249, if a telephone call could help resolve any remaining items.

Date: May 24, 2018

/Jamie J. Zheng/
Jamie J. Zheng
(Reg. No.)

MORGAN, LEWIS & BOCKIUS LLP
1400 Page Mill Road
Palo Alto, CA 94304

Phone: (650) 843-7249

DB2/ 33351823.1

Amendments to the Claims

The following listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

I. (Currently Amended) A memory module operable to communicate with a memory controller via a memory bus, the memory bus including signal lines, the signal lines including a set of control/address signal lines and a plurality of sets of data/strobe signal lines, the memory module comprising:

a module board having edge connections for coupling to respective signal lines in the memory bus;

a module control device mounted on the module board and configured to receive command signals for memory operations a first operation via the set of control/address signal lines and to output module command signals and module control signals in response to the command signals, the module control device being further configured to receive a system clock signal and output a module clock signal; and

memory devices mounted on the module board and configured to receive the module command signals and the module clock, and to perform the <u>memory operations</u> first operation in response to the module command signals, the memory devices including a plurality of sets of memory devices corresponding to respective sets of the plurality of sets of data/strobe signal lines; and

a plurality of buffer circuits corresponding to respective sets of the plurality of sets of data/strobe signal lines, wherein each respective buffer circuit of the plurality of buffer circuits is mounted on the module board, coupled between a respective set of data/strobe signal lines and a respective set of memory devices, and configured to receive the module control signals and the module clock, the each respective buffer circuit including a data path corresponding to each data signal line in the respective set of data/strobe signal lines, and a command processing circuit configured to decode the module control signals and to control the data path in accordance with the module control signals and the module clock, wherein the data path corresponding to the each data signal line includes at least one a-tristate buffer controlled by the command processing circuit and a delay circuit configured to delay a signal through the data path by an amount

determined by the command processing circuit in response to at least one of the module control signals.

- 2. (New) The memory module of claim 1, wherein the memory operations include a first memory operation and a second memory operation subsequent to the first memory operation, wherein the command signals include a first set of command signals for the first memory operation and a second set of command signals for the second memory operation, wherein the module control signals include a first set of module control signals output by the module control device in response to the first set of command signals and a second set of module control signals output by the module control device in response to the second set of command signals, wherein the at least one of the module control signals include at least one of the first set of module control signals, and wherein the signal through the data path is a signal associated with the second memory operation.
- 3. (New) The memory module of claim 2, wherein the memory devices are arranged in a plurality of ranks and the respective set of memory devices include at least one memory device from each of the plurality of ranks, wherein the module command signals include a first set of module command signals output by the module control device in response to the first set of command signals and a second set of module command signals output by the module control device in response to the second set of command signals, and wherein the second set of module command signals include chip select signals that select the at least one memory device in the respective set of memory devices from one of the plurality of ranks to perform the second memory operation.
- 4. (New) The memory module of claim 1, wherein each of the plurality of buffer circuits has a data width of 1 byte, and wherein each of the memory devices has a data width of 1 byte.
- 5. (New) The memory module of claim 1, wherein each of the plurality of buffer circuits has a data width of 1 byte, and wherein each of the memory devices has a data width of 4 bits.
- 6. (New) The memory module of claim 1, wherein the each respective buffer circuit further includes a receiver circuit for each of the module control signals, the receiver circuit including a

metastability detection circuit configured to determine a metastability condition in the each of the module control signals with respect to the module clock signal.

- 7. (New) The memory module of claim 6, wherein each of the plurality of buffer circuits has a data width of 1 byte, and wherein each of the memory devices has a data width of 1 byte.
- 8. (New) The memory module of claim 6, wherein each of the plurality of buffer circuits has a data width of 1 byte, and wherein each of the memory devices has a data width of 4 bits.
- 9. (New) The memory module of claim 1, wherein the each respective buffer circuit further includes a clock regeneration circuit configured to generate a local clock signal having a programmable phase relationship with the module clock signal, wherein the each respective buffer circuit is further configured to output the local clock signal to the respective set of memory devices.
- 10. (New) The memory module of claim 9, wherein the data paths include a first data path for transmitting a strobe signal associated with the second memory operation and a second data path for transmitting a first data signal associated with the second memory operation, the first data path including a sampler that samples the strobe signal in accordance with the local clock signal, and the second data path including a sampler that samples the first data signal in accordance with the sampled strobe signal.
- 11. (New) The memory module of claim 10, wherein each of the plurality of buffer circuits has a data width of 1 byte, and wherein each of the memory devices has a data width of 1 byte.
- 12. (New) The memory module of claim 10, wherein each of the plurality of buffer circuits has a data width of 1 byte, and wherein each of the memory devices has a data width of 4 bits.

Case 2:22-cv-00293-JRG

Document 401-5 Filed 01/25/24 Page 46 of 60 PageID #:

PTO S8 06 (09-11):
Approved for use through 1 31 2014 OMS 0651-0032
U.S. Patent and Tracemark Office, U.S. CEPARTMENT OF COMMERCE Linder the Panerwork Reduction Act of 1995, no decomplate recurrental exponental a collection of information, injecting displays a valid OMR control in imper-

P/	PATENT APPLICATION FEE DETERMINATION RECORD Substitute for Form PTO-875					Application	n or Docket Number 5/820,076	Filing Date	To be Mailec
								ARGE 🗌 SMALL	. MICRO
			2Column		ATION AS FILI	ED – PAR	T1		
			(Column 1	· •	(Column 2)		1	1	
_	FCR	 '	NUMBER FIL	.ED	NUMBER EXTRA	-	RATE (\$)	FE:	Ē (\$)
	BASIC FEE (37 CFP 1 16(a), (b), d	or (c);	N/A		N/A		N/A	<u> </u>	
Ш	SEARCH FEE (37 GF9 1 16(k), (j), o	or (m);	N/A		N/A		N/A		
	EXAMINATION FE (37 CFR 1 16(o), (p), o		N/A		N/A		N/A	T	
	TALICLAIMS OFR 1.16(i))		mir	us 20 =		\Box	X 5 =		
IND	DEPENDENT CLAIMS CPR 1 16(b))	ıs	~	irus3=			X 5 =	 	
	APPLICATION SIZE (37 OFR 1.16(5))	of p for s frac	paper, the a small entity	application size fe y) for each addition	gs exceed 100 sh fee due is \$310 (\$ fonal 50 sheets o 5. 41(a)(1)(G) and	\$155 ж			
	MULTIPLE DEPEN	IDENT CLAIM P	BESENT (3)	7 CFR 1 16(j))					
* 11 t	the difference in colu	ımn 1 is less tha	n zero, ente	r "0" in column 2.			TOTAL		
		(Column 1)		(Column 2)	ION AS AMEN		AHT II		
AMENDMENT	05/24/2018	CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EX	THA	RA1E(\$)	ADDITION	IAL FEE (\$)
ΜE	Tota (37 SFR 116/0)	- 12	Minus	·· 20	= 0		x \$100 =	(0
	Independent (37 CFR 1 15(h))	• 1	Minus	···3	0		x s460.		0
AM	App idation Si	ize Fee (37 CFR	1 15(s))						
	E RST PRESEN	NTATION OF MUL?	JPLE DEPEN	DENTIQUA MI(37 CFF	9 1 16(j;)				
							TOTAL ADD'L FEE		0
		(Calumn 1)		(Column 2)	(Calumn 3))			
		CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EX	TRA	RATE (\$)	ABDITION	IA_ FEE (\$)
Ë	Tota (37 GFR 1 16(ii)	•	Minus	"	=		X S =		
AMENDMENT	Independent (37 CFR + 16(h))	•	Minus	***	=		X S =		
Ä.	App ication Si	ize Fee (37 CFR	1 15(s))					<u> </u>	
AN	☐ F RST PRESEN	NTATION OF YULT	APLE DEPEN	DENTIGLA MIG7 CFR	9 1 16(j;)		1		
	-						TOTAL ADD'I, FEE	:1	
** If	the entry in column 1 The 'Highest Numbe If the 'Highest Numb	er Previously Pai per Previously Pa	id For IN TH aid For IN TI	HIS SPACE is less I HIS SPACE is less	than 20, enter 1201, s than 3, enter 131,		LIE VIOLA ROGER		

This collection of information is required by 37 CFR 1.15. The information is required to obtain or retain a benefit by the public which is to file rand by the USPTO to process) an application. Confidentially is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete including gathering, proparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450. Alexandria, VA 22313-1450. DO NOT SEND FIES OR COMPLETED FORMS TO THIS

ADDRESS SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Potent and Trademark Office takes of MY1830 NEW E. R. DATENTS Pr. Red 155 Alexandra, Viguna 22013-1150 www.psh.gov.

 APPLICATION NUMBER
 FILING OR 371/C (DATE)
 FIRST NAMED APPLICANT
 ATTY, DOCKET NO /ITTLE

 15/820,076
 11/21/2017
 Hyun Lee
 N3044,10009US05

CONFIRMATION NO. 8866
PUBLICATION NOTICE

79141 Jamie J. Zheng, Ph.D Esq. MASCHOFF BRENNAN 1389 Center Drive Suite 300 Park City, UT 84098



Title:MEMORY MODULE WITH TIMING-CONTROLLED DATA PATHS IN DISTRIBUTED DATA BUFFERS

Publication No.US-2018-0095908-A1 Publication Date:04/05/2018

NOTICE OF PUBLICATION OF APPLICATION

The above-identified application will be electronically published as a patent application publication pursuant to 37 CFR 1.211, et seq. The patent application publication number and publication date are set forth above.

The publication may be accessed through the USPTO's publically available Searchable Databases via the Internet at www.uspto.gov. The direct link to access the publication is currently http://www.uspto.gov/patft/.

The publication process established by the Office does not provide for mailing a copy of the publication to applicant. A copy of the publication may be obtained from the Office upon payment of the appropriate fee set forth in 37 CFR 1.19(a)(1). Orders for copies of patent application publications are handled by the USPTO's Public Records Division. The Public Records Division can be reached by telephone at (571) 272-3150 or (800) 972-6382, by facsimile at (571) 273-3250, by mail addressed to the United States Patent and Trademark Office, Public Records Division, Alexandria, VA 22313-1450 or via the Internet.

In addition, information on the status of the application, including the mailing date of Office actions and the dates of receipt of correspondence filed in the Office, may also be accessed via the Internet through the Patent Electronic Business Center at www.uspto.gov using the public side of the Patent Application Information and Retrieval (PAIR) system. The direct link to access this status information is currently https://portal.uspto.gov/pair/PublicPair. Prior to publication, such status information is confidential and may only be obtained by applicant using the private side of PAIR.

Further assistance in electronically accessing the publication, or about PAIR, is available by calling the Patent Electronic Business Center at 1-866-217-9197.

Office of Data Managment, Application Assistance Unit (571) 272-4000, or (571) 272-4200, or 1-888-786-0101

UNITED STATES PATENT AND TRADEMARK OFFICE

Case 2:22-cv-00293-JRG

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Treademark Office Adinss, COMMISSIONER FOR PATENTS P.O. Box 1480 Alexandra, Viginia 22313-1480 www.pspro.gov

APPLICATION NO.	PILING DATE	FIRST NAMED INVENTOR	ATTORNLY DOCKET NO.	CONFIRMATION NO.
15/820,076	11/21/2017	Hyun Lee	N3044,10009US05	8866
7914) Jamie J. Zheng,	7590 01/25/201 Ph D Fsa	×	EXAM	IINER
MASCHOFF B	RENNAÑ		SUN, M	ICHAEL
Suite 300			ART UNIT	PAPER NUMBER
Park City, UT ≀	34098		2184	
			NOTIFICATION DATE	DELIVERY MODE
			01/25/2018	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

d@mabr.com bisraelsen@mabr.com

PTOL-90A (Rev. 04/07) 208

	ase z:zz-cv-uuz93-jRG Docume	HL4VI-5	<u>-11e0 U1/25/24 Pa</u>	<u>ige 49 or b</u>	U PageID #:
		3.pplica 15/820,0		Applicant(s))
	Office Action Summary	Examine	er	Art Unit	AIA (First Inventor to File)
	·	MICHAE		2184	Status No
Period fo	 The MAILING DATE of this communication Reply 	n appears on ti	ne cover sheet with the o	corresponden	ce address
A SH THIS CO - Exte after - If NO - Failt Any	ORTENED STATUTORY PERIOD FOR R MMUNICATION. Insigns of time may be available under the provisions of 37 C SIX (5) MONTHS from the mailing date of this communication to the provision of the properties above the maximum statutory price to reply within the set or extended period for reply will, by reply received by the Office later than three months after the edipatent term adjustment. See 37 CFR 1.704(b).	FR 1.136(a) In no e on period will apply and statute, cause the ap	event, however, may a reply be trown expire SIX (6) MONTHS from coloration to become ABANDONE	nely filed the mailing date o D (35 U.S.C. § 13)	if this communication
Status					
_	Responsive to communication(s) filed on	<u>11/21/2017</u> .			
	A declaration(s)/affidavit(s) under 37 CF	R 1.130(b) was	s/were filed on		
2a)	This action is FINAL . 2b)⊠	This action is	non-final.		
3)	An election was made by the applicant in	response to a	restriction requirement	set forth duri	ng the interview on
	; the restriction requirement and ele	ection have bee	en incorporated into this	action.	
4)	Since this application is in condition for all	lowance excep	t for formal matters, pro	secution as	to the merits is
	closed in accordance with the practice un	der <i>Ex parle C</i>	<i>luayle</i> , 1935 C.D. 11, 45	53 O.G. 213.	
Disposition of Claims*					
· —	∑ Claim(s) <u>1</u> is/are pending in the application.				
-, -	5a) Of the above claim(s) is/are wit		onsideration.		
6)□	Claim(s) is/are allowed.		**·*·*		
· —	Claim(s) <u>1</u> is/are rejected.				
	Claim(s) is/are objected to.				
_	Claim(s) are subject to restriction a	and/or election	requirement.		
•	aims have been determined <u>allowable,</u> you may		•	secution High	way program at a
•	ng intellectual property office for the correspond	-		_	
http://www	<u>/.uspto.gov/patents/init_events/ppi:/index.jsp</u> -or	send an inquiry	to PPHfeedback@uspto.c	<u>104</u> .	
Annlicat	ion Papers				
	The specification is objected to by the Exa	ıminer			
	The drawing(s) filed on 11/21/2017 is/are:		d or b)□ objected to by	the Examine	er.
٠٠/ح	Applicant may not request that any objection to		-		
	Replacement drawing sheet(s) including the co	- · ·			· ·
D				,	4. 4
	under 35 U.S.C. § 119		-d05 H O O 18 14 0/4*	\ (al\ a /6\	
-	Acknowledgment is made of a claim for fo	reign priority ui	nder 35 0.5.0. § 119(a)-(a) or (i).	
	fied copies: 				
a	1. Certified copies of the priority docu	monte have h	san ranaiwad		
	2. Gertified copies of the priority docu			tion No	
	3. Copies of the certified copies of the			·	
	application from the International Bi			eg ili tiliş iva	livilai Stage
** Sea the	attached detailed Office action for a list of the	•			
000 1110					
Attachmen	rt(s)				
1) 🛛 Notic	e of References Cited (PTO-892)		3) Interview Summary	(PTO-413)	
	mation Disclosure Statement(s) (PTO/SB/08a and/or er No(s)/Mail Date	PTO/SB/08b)	Paper No(s):Mail Da 4) Other:	ate	

Case 2:22-cv-00293-JRG Document 401-5 Filed 01/25/24 Page 50 of 60 PageID #: 34349

Application/Control Number: 15/820,076

tion/Control (Vantoer, 15/0)

Art Unit: 2184

Page 2

The present application is being examined under the pre-AIA first to invent provisions.

DETAILED ACTION

Status of the Application

This Office Action is in response to Applicant's Continuation filed on 11/21/2017.

Claim 1 is pending for this examination.

Obvious-Type Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Orman*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1,321(c) or 1,321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the

Case 2:22-cv-00293-JRG Document 401-5 Filed 01/25/24 Page 51 of 60 PageID #:

Page 3

Application/Control Number: 15/820,076

Art Unit: 2184

scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP §§ 706.02(1)(1) - 706.02(1)(3) for applications not subject to examination under the first inventor to file provisions of the AIA. A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b).

The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA/25, or PTO/AIA/26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens, An eTerminal Disclaimer that meets all requirements is autoprocessed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/process/file/efs/guidance/eTD-info-Ljsp.

Claim 1 is rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-22 of copending Application No. 15/426,064, now US Patent No. 9,824,035; claims 1-20 of copending Application No. 14/846,993, now US Patent No. 9,563,587; and claims 1-20 of copending Application No. 13/952,599, now US Patent No. 9,128,632. Although the conflicting claims are not identical, they are not patentably distinct from each other because claim 1 of instant Application, respectively contains every element of claims 1-22 of copending Application No. 15/426,064, now US Patent No. 9,824,035; claims 1-20 of copending Application No. 14/846,993, now US Patent No. 9,563,587; and claims 1-20 of

Art Unit: 2184

copending Application No. 13/952,599, now US Patent No. 9,128,632, as listed below, and as such anticipate the claims of the copending application:

Claims	Instant Application	Claims	copending Application No. 13/952,599, now US Patent
			No. 9,128,632
Independent	A memory module operable to	Independent	A memory module to operate in
claim 1	communicate with a memory	claim I	a memory system with a
	controller via a memory bus.		memory controller, the memory
	the memory bus including		system operating according to a
	signal lines, the signal lines		system clock, the memory
	including a set of		system including a memory bus
	control/address signal lines and		coupling the memory module to
	a plurality of sets of data/strobe		the memory controller, the
	signal lines, the memory		memory bus including a set of
	module comprising:		control/address signal lines and
			a plurality of sets of data/strobe
	a module board having edge		signal lines, the memory
	connections for coupling to		module comprising:
	respective signal lines in the		
	memory bus;		a module control device to
			receive memory command
	a module control device		signals from the memory
	mounted on the module board		controller and to output module
	and configured to receive		command signals and module
	command signals for a first		control signals in response to
	operation via the set of		each of the memory command
	control/address signal lines and		signals;
	to output module command		
	signals and module control		memory devices organized in
	signals in response to the		groups, each group including at
	command signals, the module		least one memory device, the
	control device being further		memory devices receiving the
	configured to receive a system		module command signals from
	clock signal and output		the module control device
	a module clock signal; and		and performing one or more
			memory operations in
	memory devices mounted on		accordance with the module
	the module board and		command signals; and
	configured to receive the		
	module command signals and		a plurality of buffer circuits to
	the module clock, and to		receive the module control
	perform the first operation in		signals, each respective buffer

Art Unit: 2184

response to the module command signals, the memory' devices including a plurality of sets of memory devices corresponding to respective sets of the plurality of sets of data/strobe signal lines; and

a plurality of buffer circuits corresponding to respective sets of the plurality of sets of data/strobe signal lines, wherein each respective buffer circuit of the plurality of buffer circuits is mounted on the module board, coupled between a respective set of data/strobe signal lines and, a respective set of memory devices, and configured to receive the module control signals and the module clock, the each respective buffer circuit including a data path corresponding to each data signal line in the respective set of data/strobe signal lines, and a command processing circuit configured to decode the module control signals and to control the data path in accordance with the module control signals and the module clock, wherein the data path corresponding to the each data signal line includes a tristate buffer controlled by the command processing circuit and a delay circuit configured to delay a signal through the data path by an amount determined by the command processing circuit in response to at least one of the module

circuit corresponding to a respective group of memory devices and coupled between the respective group of memory devices and a respective set of the plurality of sets of data/strobe signal lines, the respective buffer circuit including data paths for communicating data between the memory controller and the respective group of memory devices, the data paths being controlled by at least one of the module control signals; and

wherein the plurality of buffer circuits are distributed across a surface of the memory module in positions corresponding to respective sets of the plurality of sets of data/strobe signal lines such that each module control signal arrives at the plurality of buffer circuits at different points in time, and

wherein the each respective buffer circuit is configured to determine a respective time interval based on signals received by the each respective buffer circuit during a memory write operation and is further configured to time transmission of a respective set of read data signals received from the respective group of memory devices in accordance with the time interval and a read latency parameter of the memory system during a memory read operation.

Art Unit: 2184

	control signals.			
Analysis	Examiner points out that the instant claim language is similar to the claim language of copending Application No. 13/952,599, now US Patent No.			
		32, and as such would be rendered obvious over the already allowed inguage of copending Application No. 13/952,599, now US Patent No. 32.		

Likewise, the dependent claims of the above cited independent claims carry similar limitations to each other respectively.

Claims	Instant Application	Claims	copending Application No. 15/426,064, now US Patent No. 9,824,035
Independent claim 1	A memory module operable to communicate with a memory controller via a memory bus, the memory bus including signal lines, the signal lines including a set of control/address signal lines and a plurality of sets of data/strobe signal lines, the memory module comprising: a module board having edge connections for coupling to respective signal lines in the memory bus;	Independent claim I	A memory module operable to communicate with a memory controller via a memory bus, the memory bus including signal lines, the signal lines including a set of control/address signal lines and a plurality of sets of data/strobe signal lines, the memory module comprising: a module board having edge connections for coupling to respective data/strobe signal lines in the memory bus;
	a module control device mounted on the module board and configured to receive command signals for a first operation via the set of control/address signal lines and to output module command signals and module control signals in response to the command signals, the module		a module control device mounted on the module board and configured to receive memory command signals from the memory controller via the set of control/address signal lines and to produce module command signals and module control signals in response to the memory

Application/Control Number: 15/820,076

Art Unit: 2184

control device being further configured to receive a system clock signal and output a module clock signal; and

memory devices mounted on the module board and configured to receive the module command signals and the module clock, and to perform the first operation in response to the module command signals, the memory' devices including a plurality of sets of memory devices corresponding to respective sets of the plurality of sets of data/strobe signal lines; and

a plurality of buffer circuits corresponding to respective sets of the plurality of sets of data/strobe signal lines, wherein each respective buffer circuit of the plurality of buffer circuits is mounted on the module board, coupled between a respective set of data/strobe signal lines and, a respective set of memory devices, and configured to receive the module control signals and the module clock, the each respective buffer circuit including a data path corresponding to each data signal line in the respective set of data/strobe signal lines, and a command processing circuit configured to decode the module control signals and to control the data path in accordance with the module control signals and the module

command signals; and

memory devices mounted on the module board to perform a first memory operation in response to the module command signals, the memory devices including a plurality of sets of memory devices, each respective set of memory devices corresponding to a respective set of the data/strobe signal lines; and

Page 7

a plurality of buffer circuits mounted on the module board in positions corresponding to respective sets of the plurality of sets of data/strobe signal. lines, each respective buffer circuit providing data paths between a respective set of the data/strobe signal lines and a respective set of the plurality of sets of memory' devices, the each respective buffer circuit including logic that responds to the module control signals by enabling a subset of the data paths for transmitting data and strobe signals corresponding to the first memory operation between the respective set of the data/strobe signal lines and the corresponding set of the plurality of sets of memory devices, wherein the logic is further configured to obtain timing information based on signals received by the each respective buffer circuit during a second memory operation prior to the first memory.

Art Unit: 2184

	clock, wherein the data path corresponding to the each data signal line includes a tristate buffer controlled by the command processing circuit and a delay circuit configured to delay a signal through the data path by an amount determined by the command processing circuit in response to at least one of the module control signals.		operation and to control timing of the data and strobe signals on the subset of the data paths in accordance with the timing information.
Analysis	Examiner points out that the instant claim language is similar to the claim language of copending Application No. 15/426,064, now US Patent No. 9,824,035, and as such would be rendered obvious over the already allowed claim language of copending Application No. 15/426,064, now US Patent No. 9,824,035.		

Likewise, the dependent claims of the above cited independent claims carry similar limitations to each other respectively.

Claims	Instant Application	Claims	copending Application No. 14/846,993, now US Patent No. 9,563,587
Independent claim 1	A memory module operable to communicate with a memory controller via a memory bus, the memory bus including signal lines, the signal lines including a set of control/address signal lines and a plurality of sets of data/strobe signal lines, the memory module comprising: a module board having edge connections for coupling to respective signal lines in the memory bus;	Independent claim I	A memory module operable to communicate with a memory controller via a memory bus, the memory bus including signal lines, the signal lines including a set of control/address signal lines and a plurality of sets of data/strobe signal lines, the memory module comprising: a module board including edge connections for connecting to respective ones of the signal lines in the memory bus;

Page 9

a module control device mounted on the module board and configured to receive command signals for a first operation via the set of control/address signal lines and to output module command signals and module control signals in response to the command signals, the module control device being further configured to receive a system clock signal and output a module clock signal; and

memory devices mounted on the module board and configured to receive the module command signals and the module clock, and to perform the first operation in response to the module command signals, the memory' devices including a plurality of sets of memory devices corresponding to respective sets of the plurality of sets of data/strobe signal lines; and

a plurality of buffer circuits corresponding to respective sets of the plurality of sets of data/strobe signal lines, wherein each respective buffer circuit of the plurality of buffer circuits is mounted on the module board, coupled between a respective set of data/strobe signal lines and, a respective set of memory devices, and configured to receive the module control signals and the module clock,

memory devices mounted on the module board, including a plurality of sets of memory devices, each respective set of memory devices corresponding to a respective set of the data/strobe signal lines;

buffer circuits mounted on the module board in positions corresponding to respective sets of the plurality of sets of data/strobe signal lines, each respective buffer circuit being coupled between a respective set of the data/strobe signal lines and a corresponding set of memory devices; and

a module control device mounted on the module board and configured to receive memory command signals from the memory controller via the set of control/address signal lines and to control the memory devices and the buffer circuits in response to the memory command signals;

wherein the each respective buffer circuit is configured to respond to one or more first control signals from the module control device by receiving write data/strobe signals from the respective set of data/strobe signal lines and transmitting the write data/strobe signals to the corresponding set of memory devices during a memory write operation;

Art Unit: 2184

	the each repositive buffer		ushamin the each respective
	the each respective buffer		wherein the each respective buffer circuit is further
	circuit including a data		
	path corresponding to each data		configured to respond to one or
	signal line in the respective set		more second control signals
	of data/strobe signal lines, and		from the module control device
	a command processing circuit		by receiving read
	configured to decode the		data/strobe signals from the
	module control signals and to		corresponding set of memory
	control the data path in		devices and transmitting the
	accordance with the module		read data/strobe signals to the
	control signals and the module		memory controller via the
	clock, wherein the data path		respective set of data/strobe
	corresponding to the each data		signal lines during a memory
	signal line includes a tristate		read operation subsequent to the
	buffer controlled by the		memory write operation; and
	command processing circuit		
	and a delay circuit configured		wherein the each respective
	to delay a signal through		buffer circuit is further
	the data path by an amount		configured to time the
	determined by the command		transmission of the read
	processing circuit in response		data/strobe signals during the
	to at least one of the module		read operation based on timing
	control signals.		information derived from
			receiving the one or more first
			control signals and the write
			data/strobe signals during the
			write operation.
Analysis	Examiner points out that the instant claim language is similar to the claim		
Analysis	language of copending Application No. 14/846,993, now US Patent No. 9,563,587, and as such would be rendered obvious over the already allowed claim language of copending Application No. 14/846,993, now US Patent No.		
	9.563,587.		
	7,303,367.		

Likewise, the dependent claims of the above cited independent claims carry similar limitations to each other respectively.

Allowable Subject Matter

Claim I is allowed.

Case 2:22-cv-00293-JRG Document 401-5 Filed 01/25/24 Page 59 of 60 PageID #: 34358

Application/Control Number: 15/820,076 Page 11

Art Unit: 2184

The following is an examiner's statement of reasons for allowance:

Prior art teaches memory module systems arranged into respective groups of memory devices, memory module systems with buffered memory modules, and memory module systems that implement delays for transmitting signals to the memory devices of each module, however, the prior art does not fairly teach or suggest, individually or in combination, a memory module system with a plurality of buffers mounted in positions corresponding to the respective sets of data / strobe signal lines, each buffer providing data paths between the data / strobe signal lines and a set of memory devices and including logic that responds to control signals by enabling the data paths corresponding to memory operations between the data / strobe signal lines and the memory devices, wherein the logic is configured to obtain timing information based on signals received by the buffers during a second memory operation prior to the first memory operation and to control timing of the data and strobe signals on the data paths in accordance with the obtained timing information as claimed. These limitations find support in Applicant's Specification on Pages 5-30. The prior art of record neither anticipates nor renders obvious the above recited combination.

As allowable subject matter has been indicated, applicant's reply must either comply with all formal requirements or specifically traverse each requirement not complied with. See 37 CFR 1.111(b) and MPEP § 707.07(a).

Contact Information

Case 2:22-cv-00293-JRG Document 401-5 Filed 01/25/24 Page 60 of 60 PageID #: 34359

Page 12

Application/Control Number: 15/820,076

Art Unit: 2184

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MICHAEL SUN whose telephone number is (571)270-1724. The examiner can normally be reached on Monday-Thursday 6:45am-4:45pm.

Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Henry Tsai can be reached on 571-272-4176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/MICHAEL SUN/

Primary Examiner, Art Unit 2184